View of FPGA Implementation and Synthesis of Rate-1/2 Convolutional Encoder and Deterministic Viterbi Decoder on Basys3 (Artix-7)

Return to Article Details FPGA Implementation and Synthesis of Rate-1/2 Convolutional Encoder and Deterministic Viterbi Decoder on Basys3 (Artix-7) Download Download PDF